|
|
描述 |
Bluspec System Verilog is an Event Definition Language (EDL) that is used in ASIC and FPGA design and allows for better productivity through the use of high level synthesis. Files used by the language have the .bsv file extension and are Bluespec System Verilog files
相容的應用程式 |